Digital electronics (extended candidates)

Mark Scheme 1

Level	IGCSE			
Subject	Physics			
ExamBoard	CIE			
Topic	Electricity and Magnetism			
Sub-Topic	Digital electronics (extended candidates)			
Paper Type	(Extended) Theory Paper			
Booklet	Mark Scheme 1			

Time Allowed: 58 minutes

Score: /48

Percentage: /100

Question	Answer					
1(a)(i)	Light emitting diode OR LED					
(a)(ii)	->-			В1		
(b)	column C 0 0 0 0 0 0 1 1	column E 0 1 0 1 0 1 1 0 1		ВЗ		
(c)	Replace the OR gate w	vith an AND gate		B1		
				Total: 6		

2 **a(i)** AND (gate) В1 B2 **a(ii)** 001 100 010 110 (b) A В \mathbf{C} F D \mathbf{E} 1 1 0 1 1 1 В3 [Total: 6] [1] [1] 3 (a output of A: 1, 1, 0, 0 c.a.o. output of B: 0, 1, 0, 0 e.c.f. from candidate's output of A (b) dark AND hot owtte [1] note: must be consistent with answer to (a) (c) B cannot provide enough power / current for lamp, or equivalent OR allows remote lamp [2] note: statement of function of a relay without reference to context gains 1 mark

a(ii)

4	(a)	(i)	OR (gate)	В1
		(ii)	1 input and 1 output labelled <u>with words</u>	B1
		(iii)	correct symbol	B1
	(b)	(needle not deflected	B1
		(ii)	needle not deflected	B1
		(iii)	needle deflected either way	B1
			[Tot	al: 6]
5	(a	(i)	NAND	B1
		(ii)	output and one input correctly labelled	B1
	(b) re	ctangle with longitudinal line in middle third, no input or output wire required	B1
	(c)) (i)	temperature (decreases)	В1
		(ii)		В1
			voltage of mid-point (of potential divider)/left of LED increases OR higher V across thermistor current flows through/enough V to light LED	B1 B1
	(d		$R_p = 1/R_1 + 1/R_2 \text{ or } (R_p) = R_1R_2/(R_1 + R_2)$ $R_1 = 1/(1/4 - 1/6) = 12 \Omega$	C1 A1
			[Tot	tal: 9]

6	(a)	row 1	0	0	accept low/off		B1
		row 2	0	1	accept low/off and high/on		B1
		row 3	1	1	accept high/on		B1
(b) 2 wires to flat (input) side, 1 wire from curved (output) side do not accept pointed curved side or small circle							
(c) NOT gate connected to output of AND gate accept labelled boxes for gates do not allow any extra gates or inputs							M1
NOT gate correct way round							A1
						[Tota	al: 6]
7 (a) in order downwards: 1 1 1 0 c.a.o.						B1	
	(b)	1 /	AND	0 (e.c.	f. from (b)(i))	В	
		(ii) NO	OT (g	jate) (a	llow NOR (gate))	B1	
	(c)	R = 1 A T = 1	AND	S = 0 (e.c.f. from (b)(i))	B B1	[5]

				[Tota	ıl: 5]
	(c)) tra	nsistor circled	B1	[1]
		(ii)	HIGH/1	В	[2]
	(b)) (HIGH/1	В	
		(ii)	correct symbol must have 2 inputs, 1 output concave input side, somewhat pointed on output side with small circle	B1	[2]
8	(a)	(i)	AND gate	B1	